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METHOD OF FORMING THREE-DIMENSIONAL
SEMICONDUCTOR STRUCTURES
AWARDS ABSTRACT
Prior art semiconductor structures use only thin planar depo-
sitions of conductive and insulating materials defined in their
lateral dimensions by photolithographic techniques. The process
of this invention permits the development of three-dimensional
conductive and insulative structures defined in their lateral di-
mensions by process parameters thus allowing new kinds of electron-
ic devices.
Using molecular beam epitaxy, a conductive material, such as
metal or semiconductor, is coevaporated with a second semiconductor
onto a chemically compatible substrate as in Figure i. For ex-
ample, on a silicon substrate, cobalt and silicon may be coevapor-
ated onto a heated substrate. A large excess of evaporated sili-
con causes vertical columns of cobalt disilicide 16 to grow on sub-
strate i0, as in Figure 2, surrounded by a matrix of single crystal
silicon 14. The shapes and locations of the columns 16 can be
chosen by seeding the substrate in selected areas with cobalt
disilicide. Figures 5 and 8 show silicide seed areas 28 and 34
formed respectively by masking techniques and recrystallization of
amorphous silicon. Figure ii shows silicide seed areas 48 formed
by diffusion of pure cobalt into the silicon substrate.
This method allows new electronic devices to be designed such
as an infrared sensor using a three-dimensional array of charge
carrier producing cobalt disilicide particles suspended in a matrix
of silicon as in Figure 12. The process makes possible the produc-
tion of vertical structures only a few nanometers thick, two orders
of magnitude smaller than the prior art, such as a quantum wire 88
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METHOD OF FORMING THREE-DIMENSIONAL
SEMICONDUCTOR STRUCTURES
Oriqin of the IDvention
The invention described herein was made in the perform-
ance of work under a NASA contract, and is subject to the pro-
visions of Public Law 96-517 (35 USC 202) in which the Con-
tractor has elected not to retain title.
I0
15
2o
25
TechnicalField
The present invention relates to the fabrication of elec-
tronic devices and integrated circuit devices by the deposi-
tion of circuit elements on a substrate such as silicon using
the techniques of molecular beam epitaxy. More specifically,
a new process is disclosed that allows the formation of cir-
cuit elements J n three dimensions, rather than as planar lay-
ers, thus providing an entirely new class of structures.
Backqround of the Invention
The prior art recognizes molecular beam epitaxy (MBE) as
the best process for depositing very thin layers of metal and
semiconductor compounds onto substrates such as silicon. The
MBE process uses an ultra-high vacuum chamber containing the
substrate and one or more evaporation crucibles. The material
to be deposited is heated in a crucible until the material
vaporizes. Molecules of the vaporized material travel unim-
peded through the vacuum in straight lines to the surface of
the substrate. Because of their straight flight paths, the
molecules are easily collimated into a controllable beam, by
suitable apertures, so as to impinge on the substrate at a
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selected rate and from a selected direction. Shutters may be
interposed in the beam to block the beam for periods of time.
Varying the heating of the crucible controls the rate of free
molecule production.
The substrate is usually heated so that the arriving
molecules remain mobile on the surface for a short time.
Thus, each molecule has time to locate a preferred site upon
which to attach so that a regular crystal growth is
facilitated. In this way, very thin layers of single crystal
or monocrystalline material may be deposited that are on the
order of nanometers thick.
To enhance single crystal growth, the deposited layer
should have a natural crystal structure similar in shape and
size characteristics to the crystal structure of the substrate
so that epltaxial growth takes place. In other words, the
regular crystal lattice of the substrate provides a template
upon which the arriving atoms of deposited material are or-
ganized into a similar, regular, single crystal structure.
Any substrate adaptable to the above outlined principles
could profit from the process of this invention. For example,
substrates may comprise silicon, germanium, or compound semi-
conductors such as gallium arsenide, indium arsenide and in-
dium antimonide. However, the discussion herein is oriented
to the most common and best understood substrate material
which is silicon.
The deposited conductor is usually selected to be chemi-
cally compatible with the chosen substrate and may be a metal
and semiconductor compound or even a combination of two semi-
conductors such as silicon and germanium. A conductor for an
indium antimonide substrate, for example, might be a compound
of nickel and antimony. Once again, however, the discussion
herein is focused on metal sillcide deposits which are also
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well known and characterized with respect to their structure
and properties.
Metal silicides, combinations of metals such as cobalt,
platinum, chromium, nickel, tantalum, or iridium with silicon,
are good choices for the deposited layer on silicon substrates
since they are chemically compatible with the silicon sub-
strate. To deposit metal silicides, the metal and the silicon
are coevaporated in separate crucibles at rates so as to im-
pinge on the s_licon substrate in correct stoichiometric ra-
tios to form the desired single crystal compound in a thin
layer. For example, cobalt disilicide (CoSi2) is a well stud-
ied metal silicide conductor that is produced by MBE methods
in which cobalt and silicon are coevaporated in a ratio of one
cobalt atom for every two silicon atoms.
Prior art MBE methods control the thickness of the de-
posited layer by the length and rate of deposition. This
affects only the dimension perpendicular to the substrate.
Lateral dimensions, those parallel to the substrate surface,
are controlled by lithographic techniques and limited to
relatively large dimensions. The present invention, by con-
trast, provides a means whereby both vertical and lateral
dimensions are controllable so as to permit the creation of
a whole new class of three-dimenslonal MBE deposited devices
not heretofore possible.
Statement of the Prior Art
United States Patent 4,171,234 to Negata et al. discloses
a process that avoids the use of masks during MBE by forming
irregular shapes in the substrate. These shapes are used to
shadow an incident molecular beam, at various angles, so as
to modify the characteristics of the deposited crystalline
layer. The kinds of epitaxial structures that can be created
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this way are obviously quite limited. Beyond the height of
the substrate mesas the deposited layer would revert to a
planar layer of no distinction. The instant invention, how-
ever can begin with an ordinary planar substrate and develop
a wide variety of three dimensional structures of almost any
desired configuration.
United States Patent 4,099,305 to Cho et al. discloses
a process similar to Negata above and subject to the same
limitations.
Summary of the Invention
The present invention contemplates a new MBE type process
that produces column llke structures that grow epitaxially
from the substrate surface in a direction generally perpen-
dicular thereto. The height, width, shape, and spacing of the
columns are all selectable by modification of the processing
parameters rather than by masking. A large variety of desired
three dimensional shapes may be generated to make available
an entire new set of electronic devices. Some of these new
devices are described, by way of example, in order to empha-
size the potential of this inventive technique.
Briefly, the new MBE process involves coevaporating metal
and silicon in ratios well removed from stoichiometric with
a large excess of silicon. Given the correct growth environ-
ment, vertical columns of single crystal metal silicide epi-
taxially form upward from the silicon substrate surface. The
columns are embedded in a surrounding matrix of single crystal
silicon. It has been determined that the spacing, thickness,
and height of the columns may be chosen by varying the process
parameters. In addition, the location and shape of the col-
umns may be selected by seeding the substrate in the places
where columns are desired.
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Figure 13 illustrates how vertical columns may be tied
together to create a three dimensional device, in this case,
an infrared sensor.
Figure 14 depicts another possibility, a permeable base
transistor.
Figure 15 depicts the development of a column so thin
that quantum effects may be studied.
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Detailed Description of the Invention
Figures 1 and 2 demonstrate the basic process of the
invention. Figure 1 shows a small section of a silicon sub-
strate i0 which is processed in an ultra-high vacuum MBE sys-
tem chamber. Substrate I0 is cleaned by standard techniques
well known to the art so as to produce an atomically clean
surface 12. Substrate I0 is heated to a temperature such that
arriving atoms of the deposition material have an interval of
movement on surface 12 sufficient to locate the desired bond-
ing sites. For the metal silicides, temperatures in the range
of 640 to 800 degrees Centigrade have been successfully used.
Cobalt disilicides will be utilized as the deposited material
for purposes of illustrating and describing the invention.
Of course, the subject of this invention is applicable to
metal silicides generally. Also all other combinations of
metal with semiconductor, or semiconductor with semiconductor,
like silicon with germanium, are suitable for deposition as
well depending on the selected substrate material.
For cobalt disilicide, cobalt and silicon are coevapor-
ated in the MBE chamber and allowed to shower onto surface 12
as suggested by arrows in Figure i. The ratio of cobalt to
silicon is intentionally made non-stoichiometric with an ex-
cess of silicon. For example, ten silicon atoms may be di-
rected to surface 12 for every cobalt atom. This silicon rich
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ratio produces an unexpected and unique effect as shown in
Figure 2.
In Figure 2, the cobalt atoms, being temporarily mobile
on surface 12, preferentially seek out and coalesce with other
cobalt disillcide molecules at locations 13. At first, loca-
tions 13 are random, but soon establish growth centers upon
which columns 16 of single crystal cobalt silicide grow. The
excess silicon forms a single crystal matrix 14 between and
around columns 16. Matrix 14 is depicted as transparent with
dashed lines 14 in the drawings to enhance clarity. Both the
matrix 14 and the columns 16, once begun, grow generally ver-
tically upward from surface 12 by epitaxial crystal formation.
Sometimes, for different substrate crystallographic orienta-
tions, the columns grow upward at a non-perpendicular angle.
The height of columns 16 is, in principle, unlimited.
The shape and locations of the columns are selectable as well.
By raising the substrate temperature or decreasing the rate
of deposition, the interval of mobility on surface 12 is
lengthened so that columns are produced which are farther
apart and have larger diameters. Alternatively, the ratio of
silicon to metal may be changed. Less metal results in col-
umns of the same spacing but lesser diameter. Shuttering the
cobalt beam stops column growth when desired. New columns can
then be initiated by unblocking the cobalt beam. Furthermore,
locations 13 may be deliberately chosen and shaped as describ-
ed in Figures 3-11.
In Figure 3, a fragment of silicon substrate 20 is shown.
A planar layer of single crystal cobalt silicide 22 is formed
on substrate 20 by conventional MBE methods. A standard pho-
toresist layer 24 is patterned with electron beam lithography
and selectively removed, as at 26, by conventional procedures.
The exposed parts of the silicide, not protected by resist,
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are removed by wet or dry etch techniques so as to produce the
structure of Figure 4. Finally, the remaining resist is dis-
solved away, as in Figure 5, to leave behind regions 28 of
cobalt silicide. Regions 28 have the desired shape and posi-
tion to serve as nucleation sites upon which columns of cobalt
silicide may be grown using the procedures described with
respect to Figures 1 and 2.
Another method for initiating column growth in selected
locations is shown in Figures 6-8. A room temperature sub-
strate 30 receives a stoichiometric deposit of cobalt disili-
cide. The atoms freeze immediately to the surface to create
an amorphous mixture of cobalt and silicon in a layer 32 (Fig.
6). An electron beam is used to write a desired pattern of
crystallized regions 34 that epitaxially align with substrate
30 as in Figure 7. An acid etch step preferentially removes
the amorphous material to once again leave behind regions 34
of single crystal silicide upon which vertical structures can
nucleate as in Figure 8.
Figures 9-11 show a third and perhaps preferred embodi-
ment of the invention. A layer of pure cobalt (or other
metal) 42 is deposited on a substrate 40. Again using well
known electron beam lithography techniques, a resist 44 pro-
tects selected areas of cobalt layer 42 while exposed areas
46 are removed to produce islands of cobalt 42 as shown in
Figure I0. The Figure i0 structure is heated to a temperature
in the range of 400-600 degrees C. This causes the cobalt to
diffuse into the substrate surface to form areas of cobalt
disilicide 48 upon which nucleation can be initiated. The
advantage of this method is that the final structure, shown
in Figure ii, is planar since the cobalt atoms do not substan-
tially change the physical size of the silicon substrate crys-
tal structure. The planar surface promotes more cleanly de-
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fined column structures when the process of Figures 1 and 2
is used to grow epitaxial formations thereon.
Even free standing column structures may be produced by
plasma etching the matrix embedded columns with C_ which at-
tacks silicon at a rate about i00 times greater than silicide
compounds. Hence, the silicon matrix (14 in Fig. 2) could be
removed from about the columns leaving behind free standing
structures.
Numerous new electronic devices are made possible by the
advent of three dimensional epitaxially grown structures. A
few examples are described in Figures 12-15.
Metal silicides are good optical and infrared sensing
substances since they produce charge carriers in response to
incident photons. The metal layer must be quite thin, how-
ever, for these charge carriers to reach the semiconductor and
affect the current flow therethrough. Unfortunately, thin
layers do not absorb very many photons. Prior art detectors
which use planar layers of metal silicide on silicon are lim-
ited in sensitivity because of this tradeoff. The instant
invention increases this sensitivity by allowing third dimen-
sional expansion of the silicide material for a given cross
section of incident photon flux. Figure 12 shows a substrate
50 upon which a matrix 52 of silicon is grown using MBE meth-
ods. Shuttering the cobalt beam on causes layers of growth
54 which include many short columns of silicide 58 suspended
in matrix 52. Shuttering the cobalt beam off causes layers
of growth 56 with no silicide. The three dimensional cloud
of silicide particles is much more likely to intercept a pho-
ton in a given cross sectional flux of photons than a single
layer as in the prior art. Thus, a layered internal photo-
emission sensor may be built in which the current flow between
contacts 60 is very sensitive to radiation. Each element of
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silicide 58 is very thin giving a good internal yield of
charge carriers, yet absorption is increased by a massive
increase in the area of silicide per unit volume of the sen-
sor.
Figure 13 shows another possibility, where columns 64 of
silicide are grown in a matrix 68 deposited on a substrate 70
so as to present increased absorption surface to incident
radiation. Columns 64 are joined together at the top by a
layer of silicide 66 which can be deposited by conventional
techniques.
In Figure 14, a possible three dimensional permeable base
transistor is disclosed wherein metal siliclde column conduc-
tors 74 connected to a silicide base 76 mediate current flow
between emitter and collector contacts 78.
Figure 15 demonstrates an experimental device with a
substrate 80, a matrix 82, a layer of silicon oxide insulator
84, and a metal contact 86. A column of silicide 88 grown up
from substrate 80 carries current between contacts 90. With
the process of the present invention, columns having diameters
of i0 to 250 nanometers have been produced. Both larger and
smaller diameters are well within the capabilities of the
process. Columns of only a few nanometers in diameter are
primarily subject to quantum effects in the carrying of cur-
rent. Thus, column 88 in Figure 15 comprises a quantum wire
and these quantum effects can be studied.
Three dimensional structures this small are two orders
of magnitude smaller than has been possible in the prior art.
Clearly, myriad new electronic devices and structures are pos-
sible using the principles of the instant invention.
It is to be realized that only preferred embodiments of
the invention have been described and that numerous substitu-
tions, modifications and alterations are permissible without
II
departing from the spirit and scope of the invention as defin-
ed in the following claims.
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ABSTRACT
METHOD OF FORMING THREE-DIMENSIONAL
SEMICONDUCTOR STRUCTURES
Silicon and metal are coevaporated onto a silicon
substrate in a molecular beam epitaxy system with a larger
than stoichiometric amount of silicon so as to epitaxially
grow columns of metal silicide embedded in a matrix of single
crystal, epitaxially grown silicon. Higher substrate tempera-
tures and lower deposition rates yield larger columns that are
farther apart while more silicon produces smaller columns.
Column shapes and locations are selected by seeding the sub-
strate with metal silicide starting regions. A variety of
3-dimensional, exemplary electronic devices are disclosed.
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